 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ESS Technology, Inc. DESCRIPTION ES2839/ES2840 V.90/V.92 PCI HSP Modem Solution Product Brief FEATURES * V.90/V.92 analog data/fax/TAM modem * Data mode capabilities: --- --- --- --- V.90/V.92: 56 kbps ITU-T V.34: 33.6 kbps and fallbacks ITU-T V.17, V.29, V.27ter, and V.21ch2 Group 3 (TIA/EIA-578 Class 1 and Class 2) The ES2839/ES2840 is a high-performance, two-chip, hostbased modem solution that delivers high connectivity and throughput, using a solid-state DAA instead of a traditional transformer DAA. The chipset consists of the ES2839 TeleDrive(R) modem chip and the ES2840, its accompanying high-voltage, solid-state DAA device. Together, the ES2839 and ES2840 devices comprise a very low-cost modem solution for add-in cards, desktops, and notebooks. The ES2839 modem is capable of send/receive data and fax, supports telephone answering machine (TAM), and is capable of data/fax/voice call discrimination. With its built-in ACPI and D3cold wake-on-ring support, the ES2839, plus the ES2840, forms an ideal modem solution for notebooks and batteryoperated devices. The ES2839 includes a PCI bus interface, codec, and lowvoltage, solid-state DAA. It also includes ADC and DAC conversions of modem/voice signal data and provides the interface and control logic needed to transfer data between its serial I/O terminals and the PCI interface. The ES2840, the high-voltage DAA device, handles the linemonitoring and filtering functions, while also protecting the signaling characteristics, performing all AC and DC functions, and interfacing with the line side of tip and ring operations. The ES2839/2840 modem solution meets all requirements for Microsoft WHQL certification, as well as V.250, V.251, and V.253 commands The ES2839 is available in a 100-pin low-profile quad flat pack (LQFP) package. The ES2840 is available in an industrystandard 20-pin super small outline pack (SSOP) package. * Fax mode capabilities: * Requires minimum 166-MHz Pentium with MMX technology * PC99/PC2001-compliant with support for V.250, V.251, and * * * * * * V.253 commands V.80 (H.324 software-stack-compatible) Buzzer generator feature generates oscillation on handshaking Caller ID Data/fax/voice call discrimination Worldwide homologation Compliant with ACPI 1.0 and PCI Power Management Interface 1.0, supporting the D3cold wake-on-ring reconstruction filters Separate analog (5V) and digital (3.3V with 5V tolerance for digital circuits) power supplies Internal PLL, requiring a lower frequency crystal for 18.816-MHz input EEPROM interface for subsystem vendor ID Supports Microsoft WindowsTM Unimodem V and TAPI specifications Supports Microsoft Windows 98/SE/ME/2000 Supports Microsoft Windows NT 4.0 * 16-bit ADC and DAC with built-in anti-aliasing and * * * * * * SYSTEM BLOCK DIAGRAM Figure 1 shows the ES2839/ES2840 system block diagram. ES2839 HSP MODEM PCI I/F EEPROM I/F LOW-VOLTAGE DAA MC`97 CODEC ES2840 HIGHVOLTAGE DAA PHONE LINE PCI AND MINI PCI BUS EEPROM XTAL Figure 1 ES2839/ES2840 System Block Diagram ESS Technology, Inc. SAM0341-041101 1 ES2839/ES2840 PRODUCT BRIEF PINOUT Figure 2 shows the ES2839 and ES2840 pinout diagrams. GND OSCO OSCI VCC DSPK /PF11 CLKRUN # PF9 PF8 PF7 GND KRXN KRXP AGND D2 VCM VREF RXP RXN AV DD D5 D6 GND D1 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 VDD 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 D3 D4 KTXP KTXN TXN TXP AGND AVDD VAUX PF0 PME# VAUXP RST# INTA# VDD PCICLK GND AD31 AD30 AD29 AD28 AD27 AD26 AD25 AD24 FRAME# GND IRDY# TRDY# DE V S EL # STOP# PAR CBE1# IDSEL GND AD23 AD22 AD21 AD20 AD19 AD18 AD17 AD16 VDD CBE2# CLIM D1 D2 VDD D3 D4 LCOM D5 D6 CPX CBE3# 1 2 3 4 5 6 7 8 9 10 ES2840J 20-pin SSOP 20 19 18 17 16 15 14 13 12 11 TOUT GAIN LINE LINEI INA INB TER1 TER2 SET CPX\ Figure 2 ES2839 and ES2840 Pinout Diagrams 2 SAM0341-041101 AD13 GND AD15 AD14 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 VDD 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 PF5 PF4 LCS/PF3 PF2 VDD ES2839S 100-Pin LQFP SECS SECLK SEDI SEDO GND AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 VDD CBE0# AD8 AD9 AD10 AD11 AD12 ESS Technology, Inc. ES2839/ES2840 PRODUCT BRIEF PIN DESCRIPTIONS Table 1 lists the ES2839 pin descriptions, and Table 2 lists the ES2840 pin descriptions. Table 1 ES2839 Pin Descriptions Name C/BE3:0# IDSEL GND AD31:0 VDD FRAME# IRDY# TRDY# DEVSEL# STOP# PAR SEDO SEDI SECLK SECS PF[9:7], PF[5:4] and PF[2] LCS/PF3 DSPK/PF11 OSCI OSCO D[6:5] AVDD AGND NC KRXP KRXN RXN RXP VREF VCM KTXP 2 3, 15, 22, 41, 52, 61, 64, 91 4:11, 23:30, 33:40, 92:99, 12, 32, 46, 51, 58, 89, 100 14 16 17 18 19 20 42 43 44 45 47, 49, 50, 55:53, 48 57 59 60 63, 64 65, 82 68, 81 66, 67, 75, 76 69 70 71 72 73 74 77 I G I/O P I/O I/O I/O I/O I/O I/O I O O O I/O Pin Number 1, 13, 21, 31 I/O I/O Definitions Multiplexed bus command/byte enable pins. These pins indicate cycle type during the address phase of a transaction. They indicate active-low byte enable information for the current data phase during the data phases of a transaction. These pins are inputs during slave operation and outputs during bus mastering operation. Initialization device select, active-high. This pin is used as a chip select during PCI configuration read and write cycles. Digital ground. Address and data pins AD31:0. Digital voltage pins [VDD (3.3V)]. Cycle frame, active-low. The current PCI bus master drives this pin to indicate the beginning and duration of a transaction. Initiator ready, active-low. The current PCI bus master drives this pin to indicate that, as the initiator, it is ready to transmit or receive data (and complete the current data phase). Target ready, active-low. The current PCI bus master drives this pin to indicate that, as the target device, it is ready to transmit or receive data (and complete the current data phase) Device select, active-low. The PCI bus target device drives this pin to indicate that it has decoded the address of the current transaction as its own chip select range. Stop transaction, active-low. The current PCI bus target drives this pin active to indicate a request to the master to stop the current transaction. Parity, active-high. Indicates even parity across AD[31:0] and C/BE[3:0]# for both address and data phases. The signal is delayed one PCI clock from either the address or data phase for which parity is generated. Serial EPROM data output pin with internal pullup. Serial EPROM data input. Serial EPROM data clock input pin with internal pulldown. Serial EPROM chip select pin with internal pulldown. PF2, PF4, PF5, and PF[7:9] general-purpose programmable bidirectional flag pins. Can be used for interfacing with a telephone or other device, performing such functions as phone-off-hook, phone-on-hook, ring, and caller ID. Refer to pin descriptions of pins 48 and 57 for preprogrammed telephone interface pins. Local current sense input, pulled to ground through 4.7k resistor. Otherwise, is PF# general-purpose programmable flag I/O pin. DSPK/PF11 modem speaker digital output. 18.816-MHz crystal oscillator input. 18.816-MHz crystal oscillator output. Isolation signal outputs. Analog voltage pins [AVDD (5V)]. Analog ground. No connect. Low-voltage DAA analog differential positive output. Low-voltage DAA analog differential negative output. Codec analog differential negative input. The DC level is Vcm, and the full-scale input is either 0.22 Vp-p 5% or 1.1V p-p5%, depending on the gain setting. Codec analog differential positive input. The DC level is Vcm, and the full-scale input is either 0.22 Vp-p 5% or 1.1V p-p5%, depending on the gain setting. Voltage reference bypass. Has a range of 1.2356V5%. Bypass to AGND with 0.1-F ceramic chip capacitor parallel with 10-F tantalum capacitor. Common mode voltage bypass. Has a range of 2.16V5%. Bypass to AGND with 0.1-F ceramic chip capacitor parallel with 10-F tantalum capacitor. Low-voltage DAA analog differential positive input. I I/O I O I/O P G I O O I I O O I ESS Technology, Inc. SAM0341-041101 3 ES2839/ES2840 PRODUCT BRIEF Table 1 ES2839 Pin Descriptions (Continued) Name KTXN TXN Pin Number 78 79 I/O I O Low-voltage DAA analog differential negative input Codec negative analog output. The DC level is Vcm, and the full-scale ac output is 2.8V p-p5%. The maximum loading is 1k , in parallel with 20 pF for modem applications. For audio applications with low-impedance load, the maximum distortion-free (THD <-60-db) current is 10 mA rms. Codec positive analog output. The DC level is Vcm, and the full-scale ac output is 2.8V p-p5%. The maximum loading is 1k , in parallel with 20 pF for modem applications. For audio applications with low-impedance load, the maximum distortion-free (THD <-60-db) current is 10 mA rms. Power to device during implementation of the D3cold state required by PCI Power Management Interface specification. Pulled to VDD through a 4.7k resistor. Power management enable interrupt output to wake up the system. VAUX support detection. VAUXP pin is driven high to indicate that ACPI is supported with D3cold state. No support when driven low. Active-low ES2839 reset input. Interrupt request, active-low. This pin is the level triggered interrupt pin dedicated to servicing internal device interrupt sources. System bus clock input. Definitions TXP 80 O VAUX PF0 PME# VAUXP RST# INTA# PCICLK 83 84 85 86 87 88 90 I I O I I O I Table 2 ES2840 Pin Descriptions Names CLIM D[1:2], D[5:6] VDR D[3:4] LCOM CPX, CPX\ SET TER[2:1] IN{A:B] LINEI, LINE GAIN TOUT Pin Numbers 1 2:3, 8:9 4 5, 6 7 10, 11 12 13, 14 15, 16 17, 18 19 20 I/O I/O I P O O I/O O I/O I I O O Complex impedance termination pulldown. Isolation signal inputs. DC supply input. Isolation signal outputs. Line side common ground reference. DC current limit mode pulldown (pin 10) and 600 impedance termination pull-down (pin 11) DC reference filter. Voltage termination controls. Ring and Caller ID signal inputs. Line AC signal input (pin 17) and line DC signal input (pin 18). Transmit gain control. Transmit gain output. Definitions ORDERING INFORMATION Part Numbers ES2839S ES2840J Descriptions V.90/V.92 PCI HSP Modem Modem High-Voltage DAA Packages 100-pin LQFP 20-pin SSOP ESS Technology, Inc. 48401 Fremont Blvd. Fremont, CA 94538 Tel: (510) 492-1088 Fax: (510) 492-1898 4 No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein. TeleDrive is a registered trademark of ESS Technology, Inc. (P) U.S. patents pending. All other trademarks are owned by their respective holders and are used for identification purposes only. (c) 2001 ESS Technology, Inc. All rights reserved. SAM0341-041101 |
Price & Availability of ES2840J
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |